

IBM

Customer Engineering
Manual of Instruction

Tape Adapter Units

Issued to: _____

Department or Telephone
Branch Office _____ Number _____

Address _____ City _____ State _____

Home Address _____ City _____ State _____

If this manual is mislaid, please notify the above address.

CONTENTS

1.0.00	GENERAL INFORMATION	B3
1.1.00	Introduction	B3
1.2.00	General Machine Logic	B3
1.2.01	Write	B3
1.2.02	Read	B5
1.2.03	Backspace	B5
1.2.04	Write Tape Mark	B6
1.2.05	Rewind	B6
1.2.06	Erase	B6
1.2.07	Error Checking	B7
1.3.00	Physical Layout	B8
1.4.00	Machine Language	B8
2.0.00	TIMING AND CONTROL	B9
2.1.00	Timing	B9
2.1.01	Read Clock	B9
2.1.02	Write Clock	B9
2.1.03	Delay Counter	B9
2.2.00	Input-Output Controls	B11
2.2.01	Interrupts	B11
3.0.00	FUNCTIONAL UNITS	B13
3.1.00	Amplifiers	B13
3.1.01	Final Amplifier	B13
3.2.00	Registers	B13
3.2.01	Skew Registers	B13
3.2.02	Read-Write Register (R-W)	B13
3.3.00	Error Checking	B14
3.3.01	Vertical Redundancy Checker	B14
3.3.02	Longitudinal Redundancy Check Register	B14
3.3.03	Echo Error	B14
3.3.04	Write Compare	B14
3.4.00	Clocks and Counters	B14
3.4.01	Read Check	B14
3.4.02	Write Clock	B15
3.4.03	Delay Counter	B15
4.0.00	INTERNAL OPERATIONS	B16
4.0.01	Figure References	B16
4.1.00	Basic TAU Operations	B16
4.1.01	Write Operation	B16
4.1.02	Read Operation	B28
4.1.03	Backspace	B37
4.1.04	Tape Mark	B43
4.1.05	Erase	B44
4.1.06	Odd Redundancy	B44
4.1.07	Manual Operation	B44
4.2.00	TAU 1 (Sliding Gate)	B45
4.2.01	Dual Density	B45
4.3.00	TAU 2 (Swinging Gate)	B48
4.3.01	Dual Density	B48
4.3.02	Rewind-Rewind Unload	B48

FOREWORD

This manual discusses the basic functions of the IBM Tape Adapter Unit (TAU). Because TAU can be used by several systems, no attempt is made to tie TAU to any particular system. Instead, "external system" or "external system control unit" are used to refer to an outside control.

This manual has been prepared for teaching and as an aid for learning. Engineering changes may alter timings, logic, and other information presented here; therefore, the reader should not use this information alone as a reference manual or servicing aid.

The first section of the manual covers general information and logic of the basic TAU. Timing, input-output control, and functional units are discussed. These TAU functions are shown in flow diagrams, block diagrams, and sequence charts. A section explaining in detail the internal operations of the basic TAU is included. Operations peculiar to only TAU 1 and TAU 2 are covered in the final section.

1.0.00 GENERAL INFORMATION

1.1.00 INTRODUCTION

The IBM Tape Adapter Unit (TAU) is a standard assembly used to control the operation of 729 II and IV tape units. Previous magnetic tape control units contained several common operations and controls. These basic features are now included in TAU, and it is no longer necessary to design a complete magnetic tape control unit. By adding circuits, peculiar to any system, the complete control unit can be achieved.

Contained in TAU are the controls for tape movement, the controls for all timing pulses, and controls for information handling. With the exception of tape unit selection, TAU controls all timings and data flow for a complete tape operation, both system to tape and tape to system. Timings and data lines are made available by TAU for use with an external system.

1.2.00 GENERAL MACHINE LOGIC

Except for selection circuits, tape units are under complete control of TAU. Any tape operation called for by an external system must make the request to TAU. Upon receiving the request for operation signal, TAU will start and control the timing and data transfer from beginning to end. TAU circuits provide all necessary timings for initiating and stopping tape movement, developing all necessary delays for any read or write operation and for all data transfer and checking procedures. Following is a logical description of TAU operations.

1.2.01 Write

To perform a write operation on a tape unit (Figure 1.2-1), TAU must first receive a write request signal from the system. This signal is called "write call" and initiates the proper circuits in TAU. TAU sends a "go" signal to the tape unit and tape starts moving. Because it takes time for the tape to reach its proper speed, TAU initiates a write delay before the write circuits become active. When the write delay is completed, TAU starts a write clock to control writing. Input data lines from the system are active to TAU. The write clock pulses set the data into a read-write (R-W) register in TAU. As soon as the data is in the R-W register, it becomes available to the tape unit. Another write clock pulse is developed into a write pulse and sent to the tape unit, where it initiates the writing action. The write clock, when started, is in repetitive cycles, and the writing action continues until stopped by another request signal from the system. This request signal, called "disconnect call," initiates circuits in TAU to complete the operation. The operation is completed by stopping the tape and writing a check character, under TAU timing control.

As data flow through TAU, error checking circuits are active to insure proper operation. These error circuits are explained in Section 3.3.00.




FIGURE 1.2-1. TAU READ-WRITE

1.2.02 Read

A read operation (Figure 1.2-1) is started when TAU receives a "read call" signal from the system. As in the write operation, TAU develops a "go" signal to start tape moving. A read delay is initiated before the read circuits become active, to allow the tape to attain proper speed. When the read delay is completed, final amplifiers are conditioned to accept information from ~~TAU~~^{TAB}. When a character is read from the tape, it is sent to TAU through the final amplifier, and set into two registers call skew register A and skew register B. The two skew registers have different acceptance levels to discriminate against noise pulses (skew register A) and low output levels (skew register B). The first character set into the skew registers starts a read clock for one cycle. The read clock controls the data flow through TAU. During the read clock cycle, skew register A is checked for error. If skew register A is in error, a read clock pulse sets the read-write (R-W) register to skew register B. If skew register A has no error, the read clock pulse sets the R-W register to skew register A. Once the character is set into the R-W register, it becomes available to the system. The read clock stops after the R-W register is set. The next character setting into the skew registers starts the clock again for one more cycle and so on, until the complete record is read. In each read clock cycle, a timing circuit is activated to try to stop the read operation. As long as characters arrive in specified time intervals, the timing circuit is reset before it can complete its function. Because the check character time is greater than the normal character time interval, the timing circuit activated during the last normal character cycle is allowed to run long enough to initiate the stopping action. The end operation circuits process the check character, perform read circuit resets, complete error checking procedures, and stop the tape.

During the read operation, error detection circuits are active to insure proper read operation. The checking procedures during a read operation are covered in Section 4.1.02.

Read During Writing

The 2-gap head on the tape unit makes it possible to read the record being written. The read portion of the write operation is used to check the record on tape for error. The write control circuits initiate a read operation. This read operation operates the same as a normal read operation, except that the data being read are never set into the R-W register. All checking of the record read is done with the data in the skew registers. The write operation is not completed until the complete read operation is finished. The error conditions in the read check during writing are covered in Section 4.1.02.

1.2.03 Backspace

A backspace operation is essentially a read operation in a backward direction. The only difference is that, in a backspace operation, no data are transferred from the tape to the system. The operation consists only of getting from the end of a record back to its beginning.

When the "backspace call" request signal is received in TAU, the operation is started. All tape motion in a backward direction must be done with the tape unit in read status. TAU first checks the status of the tape unit. If the tape unit is in write status, TAU

initiates forward tape movement for a short time before setting read status to insure that noise, created in changing to read status, will be far enough out on the tape to be erased in the next write operation. Once the tape unit is in read status, TAU will set backward and then start the tape moving. Characters are set into the skew registers and start the read clock as in any read operation. A timing circuit is started from each read clock cycle and, providing characters arrive in timed intervals, the timing circuit is reset on the next character cycle. When the beginning of the record is reached, the timing circuit stops the operation and resets the tape unit to forward status. The R-W register is not set during the backspace operation and no error checking circuits are active.

1.2.04 Write Tape Mark

A write tape mark operation is a 1-character write operation. On receiving the write tape mark call signal, TAU activates the normal write operation circuits. Because this is a write tape mark operation, the R-W register is conditioned internally within TAU to set to 8, 4, 2, and 1, the bit structure of a tape mark. A write clock pulse then sets the character into the R-W register, making it available to the tape unit write circuits. Another clock output is developed into a write pulse and sent to the tape unit initiating the writing action. At the same time the write operation is started, a disconnect operation is also started to end the operation. This insures a 1-character record (tape mark), and a check character is written on tape. All normal checking circuits are active.

In a read operation, TAU recognizes a tape mark and makes the recognition available to the system. In every read operation a first character trigger is turned on for the first read cycle. If the character that sets into skew register A is a tape mark, a "first character tape mark" line is made available to the system.

1.2.05 Rewind

There are two rewind operations included in TAU. One is a normal rewind operation, and the other is a rewind-unload operation. Both operations are identical for the actual rewind operation, but the rewind-unload operation causes the tape to unload.

A rewind call signal turns on a rewind trigger in TAU. The output of the rewind trigger is sent to the tape unit, where it initiates the rewind. As soon as the tape unit goes into rewind status, TAU resets the rewind trigger and the TAU operation is complete.

A rewind-unload call signal turns on a rewind unload trigger in TAU. The output of the trigger initiates the rewind action in the tape unit in addition to setting control circuits for unloading the tape when the rewind is completed. As soon as the tape unit is in rewind status, the rewind-unload trigger is turned off and TAU operation is complete.

1.2.06 Erase

Tape skip
An erase call signal to TAU turns on an erase trigger. With the erase trigger on, the next write operation is forced to take a longer write delay before allowing writing to begin. In effect, it causes a tape unit to skip over a section of tape.

1.2.07 Error Checking

In all operations where data are being transferred from TAU to either the system or tape unit, the information, while in TAU, is checked for various errors. The error checks performed in TAU consist of vertical redundancy checks, write echo checks, write compare checks, and a longitudinal redundancy check. Any type error turns on a TAU error trigger. The output of the trigger is available to the system, and is the only indication of an error to the external system. Besides the TAU error trigger, a skew register A vertical redundancy error, a R-W register vertical redundancy error, and an echo error will turn on triggers in the TAU that are used only to light indicator lamps. Following is a description of each type of error condition.

Vertical Redundancy Check

The vertical redundancy checker (VRC) determines the vertical bit structure of a character for either an odd or even bit count. Normally the VRC is set to check for an even bit count, but an "odd redundancy call" signal from the system turns on an odd redundancy trigger that conditions the VRC for an odd bit count. Whenever a character bit structure count does not agree with the type of vertical redundancy check called for, a VRC error line becomes active. There are two VRC's in TAU. The outputs of skew register A condition one VRC and the outputs of the R-W register condition the other. Any time data appear in the R-W register they are checked. If the bit count is different from the type of check called for (odd or even), a clock pulse samples the error line and turns on the TAU error trigger and the R-W register VRC error trigger. The R-W register VRC error trigger is used only as a neon indication on the TAU wiring panel.

In any read operation, the output of skew register A is checked. If a vertical redundancy error exists in a read check during writing operation, the TAU error trigger and skew register A VRC error trigger are turned on. If the error exists in a normal read, the skew register A VRC error trigger is turned on but the TAU error trigger is not. The VRC error line in a normal read is used to gate the outputs of either skew register A (no error) or skew register B (error) to the R-W register.

Echo Check

To insure that something is being written on tape during a write operation, TAU checks for return echoes from the tape unit. During the write operation, a no echo trigger is turned on. When writing takes place on the tape unit, the tape write circuits develop an echo and return it to TAU. Any echo return will reset the no echo trigger. If the tape writing circuits are not active, no echoes are developed and the no echo trigger remains on. At the end of the write cycle, the no echo trigger output is sampled. If the trigger is on, the echo error and the TAU error triggers are turned on.

Write Compare

While read checking during a write operation, the character in skew register A is compared against the character in skew register B. If they do not compare, the TAU error trigger is turned on.

Longitudinal Redundancy Check Register (LRCR)

The LRCR is a 7-trigger binary register which keeps an odd-even count of each bit track. The count of bits in a horizontal track in a write operation should always be even. Assuming no error, the record that is read should also have an even count for each bit track. Before completing any read operation, the LRCR output is sampled. If any trigger is on at this time, the TAU error trigger will be turned on.

1.3.00 PHYSICAL LAYOUT

TAU is an assembly of internally cabled gates. The unit is made up in two forms to fit either the standard large module (sliding gate) or the standard small module (swinging gate). The card chassis assembly for the sliding gate module is designed for mounting in gate positions B or D. The card chassis assembly for the swinging gate module is designed for mounting in gate positions 1, 2, 3, and 4 of the lower module.

The system designer mounts TAU in an available frame. He must provide the power supply, CE test panel, and external cables necessary for the efficient operation and maintenance of the unit.

The circuits used in TAU are the standard alloy junction transistor current switching circuits.

1.4.00 MACHINE LANGUAGE

TAU operates on one character at a time. A character in TAU is made up of a 6-bit combination plus a check bit. The 6-bit combination can be in either a straight binary form or a binary coded decimal form. The check bit can be written or read to make the bit structure either odd or even, depending upon the operation being performed. The character received from a system or the tape is not altered in TAU, but is simply routed through in the form in which it was received. The registers in TAU are in the BCD form with a C-bit trigger for the check bit, but the data passing through TAU can be either straight binary or BCD.

2.0.00 TIMING AND CONTROL

2.1.00 TIMING

All the necessary timings and delays required by TAU are generated by oscillator driven binary counters. The timing circuits included in TAU consist of a read clock, a write clock and a delay counter. Because TAU can operate with 729 II and IV tape units, the timings of the various control circuits must vary. By selecting different oscillators, the output of the timing circuits can be varied. Figures 2.1-1 and 2.1-2 list the timings and clock pulses for the two different speeds.

2.1.01 Read Clock

RC1 - RC11 Resets after 11

The read clock is a ⁴4-stage modified binary counter. The clock triggers are labeled RC1, RC2 and RC4. By gating combinations of the three triggers, pulses from RC1 through RC7 can be obtained. All timings from the read clock will be referred to as RC1, RC2, RC3 and so on to RC7.

Each first bit of a character read during a read operation allows oscillator drive pulses to start stepping the clock. Since the read clock is a binary counter, it takes eight stepping pulses to fully step through the clock for one cycle. To start the clock for another cycle, another first bit is necessary. All necessary timings required for data flow and checking on any read operation are obtained from the read clock. The clock is gated with the RC4 trigger to insure that all triggers will be off when the clock stops.

2.1.02 Write Clock

WC1 - WC15

The write clock is a 4-stage modified binary counter. Write clock triggers are labeled WC1, WC2, WC4 and WC8. As in the read clock, by gating combinations of the triggers, pulses from WC1 through WC15 can be obtained. All write clock pulses will be referred to as WC1, WC2, WC3 and so on.

Early in a write operation, TAU turns on a control trigger (write condition) which gates oscillator drive pulses to the clock. Since the clock is a binary counter, 16 drive pulses are necessary for one complete cycle. As long as write condition remains on, the clock is in repetitive cycles. When the write operation is ending, write condition is turned off and the clock stops. The clock input is gated also with the WC8 trigger, which insures that all clock triggers are off when the clock stops. All timing pulses for data flow through TAU during a write operation are obtained from the write clock.

2.1.03 Delay Counter

DC1 - DC512

The delay counter is a ¹⁰10-stage modified binary counter. The delay counter triggers are labeled in binary order from DC1 to DC~~256~~⁵¹². Since the delays required by TAU range from microseconds to milliseconds, the delay counter has the ability to count in both the microsecond mode and the millisecond mode. It also has facilities for starting and stopping at any specified point in a cycle. The outputs of the delay counter are

Low density

WRITE CLOCK		READ CLOCK	
Oscillator	240 kc	Oscillator	240 kc
Drive Pulse Frequency	4.2 usec	Drive Pulse Frequency	4.2 usec
WC1	4.2 usec	RC1	4.2 usec
WC3	12.6 usec	RC3	12.6 usec
WC9	37.8 usec	RC4 16.8 usec	16.8 usec
WC14	58.8 usec	RC6	25.2 usec
1 Complete Write Cycle	67.2 usec	RC7	29.4 usec
		RC7 (DL4)	29.8 usec
		1 Complete Cycle	33.6 usec

DELAY COUNTER

MILLISECOND MODE		MICROSECOND MODE	
Oscillator	6.7 kc	Oscillator	240 kc
Drive Pulse Frequency	0.15 ms	Drive Pulse Frequency	4.2 usec
D50	7.5 ms	RDD36	151 usec
D96	14.4 ms	RDD128	538 usec
D160	24 ms	RDD136	571 usec
RD30	4.5 ms	RDD144	605 usec
RD160	24 ms	WDD60	252 usec
RDD4	0.6 ms		
RDD20	3 ms		
RDD20	3 ms		
RDD64	9.6 ms		
RDD96	14.4 ms		
RDD112	16.8 ms		
WD50	7.5 ms		
WD58	8.7 ms		
WD80	12 ms		
WD320	48 ms		
WDD17	2.55 ms		
BKSP190	28.5 ms		

FIGURE 2.1-1. TIMING RELATIONSHIPS USING 729 II

Low density

High density

WRITE CLOCK		READ CLOCK	
Oscillator	1 meg	Oscillator	1 meg
Drive Pulse Frequency	1 usec	Drive Pulse Frequency	1 usec
WC1	1 usec	RC1	1 usec
WC3	3 usec	RC3	3 usec
WC9	9 usec	RC4 4 usec	4 usec
WC14	14 usec	RC6	6 usec
1 Complete Write Cycle	16 usec	RC7	7 usec
		RC7 (DLY)	8 usec
		1 Complete Cycle	

DELAY COUNTER

MILLISECOND MODE		MICROSECOND MODE	
Oscillator	10 kc	Oscillator	1 meg
Drive Pulse Frequency	.1 ms	Drive Pulse Frequency	1 usec
D50	5 ms	RDD36	36 usec
D96	9.6 ms	RDD128	128 usec
D160	16 ms	RDD136	136 usec
RD30	3 ms	RDD144	144 usec
RD160	16 ms	WDD60	60 usec
RDD4	.4 ms		
RDD20	2 ms		
RDD64	6.4 ms		
RDD96	9.6 ms		
RDD112	11.2 ms		
WD50	5 ms		
WD58	5.8 ms		
WD80	8 ms		
WD320	32 ms		
WDD17	1.7 ms		
BKSP190	19 ms		

FIGURE 2.1-2. TIMING RELATIONSHIPS USING 729 IV

High density

obtained by gating combinations of the triggers. Because the delay counter is widely used in all TAU applications, the outputs are labeled according to the gating lines and the count at the output circuit. Listed in Figures 2.1-1 and 2.1-2 are the timing outputs for 729 II and IV operation.

The counter operation is controlled from control triggers turned on during specific TAU operations. Depending upon the timing necessary, either millisecond or microsecond control is conditioned by the controlling trigger. The millisecond or microsecond control gates the proper oscillator drive pulses to the counter. The drive pulses are obtained from outputs of ~~six~~ ^{Three} oscillators. ~~Two~~ ^{Three} oscillators are used for 729 IV operation for the millisecond and microsecond mode, and ~~two~~ ^{Three} oscillators are used for 729 II operation in the millisecond and microsecond mode. The correct oscillators are conditioned by a "sel and rdy Mod II" from the tape unit. All outputs of the delay counter are used to obtain all the delays for tape motion and for completing TAU operations.

2.2.00 INPUT-OUTPUT CONTROLS

Input data and control lines to TAU from the external system are listed in Figure 2.2-1. Also listed are all output lines from TAU to the tape unit. The timing and control data lines required by the external system from TAU are made available at edge connectors. Figure 2.2-2 lists all the lines that are available at the edge connectors.

2.2.01 Interrupts

An interrupt is a control or timing pulse line that passes through jumpered edge connector points before completing its function. By opening the edge connector points, the logic operation at that point can be interrupted. By use of the interrupts available in TAU, the normal function of the interrupted line can be altered by conditioning the line in the external control unit. The interrupts are listed in Figure 2.2-3.

FROM CONTROL UNIT	FROM TAPE UNIT
Data Lines	Data Lines
All Request Signals	Write Echoes
Turn on TI	Sel and Rdy M4
Turn off TI	Sel and Rdy M2
Manual Op	Sel and LP
Manual Data Lines	Sel, Rdy and Rd
Manual Write Disc	Sel, Rdy, and Wr
Manual Stop of Error	Sel Not LP
Manual Error Reset	Sel and TI Off
Machine or Pwr-On Reset	Sel and TI On

FIGURE 2.2-1. TAU EXTERNAL INPUTS

TO CONTROL UNIT		
RC3	WD	Go Reset
WC5	WD52	Set Read Status
WC9	WD80	Read Condition
Write Pulse	WD320	Set Write Status
WC14	WDD	Erase
DC8	WDD17	Backspace
DC16	WDD60	Backward
DC32	Data Lines	Rewind
DC128	Check Char	Rewind-Unload
RDD	First Char TM	Sel and Rew
RDD112	TAU Error	Sel and Not LP
RDD128	Busy	Sel and TI On
RDD136	Load Point	Sel and TI Off
RDD144	Sel and Load Point	TR Reset
	Go	Reset WR Tgrs
TO TAPE UNIT		
Write Bus	Reset Wr Tgrs	Rewind-Unload
Go	Write Pulse	Turn off TI
Set Read Status	Backward	Turn on TI
Set Write Status	Rewind	

FIGURE 2.2-2. TAU EXTERNAL OUTPUTS

LINE	TO (Function)
RC7	Turn on Read Delay Disc
WC3	Set R-W Reg to Input Data
Initiate Write Cond	Write Clock Drive
RDD TR Reset	Normal Read Reset of RDD Tgr
RDD144	Reset of RDD Tgr
RDD4	Backspace Reset of Read Cond
Odd Redundancy	C-Bit for Write TM
Ungated VRC	R-W Reg VRC Error
Read LRCR	TAU Error Tgr
Sel and Rdy	Read only Tgr
	Write Tgr
	Write TM Tgr
	Backspace Tgr
	Rewind Tgr
Bksp or Rew	Go Tgr - Bksp or Rew Oper

FIGURE 2.2-3. TAU INTERRUPTS

3.0.00 FUNCTIONAL UNITS

3.1.00 AMPLIFIERS

3.1.01 Final Amplifier

There are seven final amplifiers, each fed from the 7-bit read bus channel from the tape unit. The inputs to the amplifiers are peak amplitude sensed. The final amplifiers have two outputs, a high level and a low level. Seven high and seven low output signals are developed for input to the skew registers. The nominal signal input is ~~eight~~ volts (8.8) peak-to-peak (VPP). The minimum signal levels are as follows:

		Minimum Signal	
Channel		Read	Read Check
Rd 1-7	A	2.7 VPP	3.5 VPP
	B	1.8 VPP	2.5 VPP 2.3 VPP

3.2.00 REGISTERS

3.2.01 Skew Registers

TAU has two skew registers; one, skew register A, is set from the high level output signals from the final amplifier, and the other, skew register B, is set from the low level output signals from the final amplifier. Each skew register contains seven triggers, one for each bit of the 7-bit code. Because of skew on the tape, the character bits remain in the skew registers for a length of time determined by the read clock cycle. This is done to insure that all the bits of a particular character have been received by TAU, before the character is placed in the R-W register. The length of time the character bits are allowed to remain in the skew registers is a little less than half of the normal character time interval. If the full character is not in the skew registers by this time an error is indicated in the read cycle.

In a normal read, the character in either skew register A or skew register B is gated to the R-W register. If the character in skew register A is correct (no vertical redundancy error) it is sent to the R-W register; however, if the character in skew register A is not correct (skew register A vertical redundancy error), the character in skew register B is unconditionally sent to the R-W register. Besides setting the R-W register, the LRCR is also set. The operation is the same for a read check during writing operation, except the character is sent only to the LRCR and not to the R-W register.

3.2.02 Read-Write Register (R-W)

The R-W register is a group of seven triggers, one for each bit of the 7-bit code. All data passing between the external system and a tape unit passes through the R-W register. The R-W register is the swinging door through which the data are allowed to flow either way. During writing, the input data lines are set into the R-W register, and the register output is the data output of TAU to the tape unit. During reading, the R-W register is set from the skew register and the R-W register output is again the output of TAU, only this time to the external system.

3.3.00 ERROR CHECKING

3.3.01 Vertical Redundancy Checker (VRC)

The outputs of skew register A and the R-W register feed VRC's. Both VRC's are conditioned by an odd redundancy trigger that can be turned on and off by the external system. The VRC's are a combination of plus and minus OR circuits that determine the vertical bit structure of a character. The output of the VRC is an error line. By use of the odd redundancy trigger, the VRC error line can be conditioned to be active for either odd or even redundancies.

3.3.02 Longitudinal Redundancy Check Register (LRCR)

The LRCR is a group of seven triggers, one for each bit of the 7-bit code. All the triggers are binary triggers. At the start of any read operation all triggers are off. As character bits set into the LRCR, each trigger being set will be turned on with the first bit, off with the second, on again with the third and so on throughout the record. Since a record, when written, is always made even when the check character is written, the LRCR, after setting to the check character, should finish with all triggers off (even count). If this is the case, no error is indicated. However, if any trigger is on after the check character sets, the active trigger output will indicate an LRCR error.

3.3.03 Echo Error

In each write cycle, a no echo trigger is turned on before sending a write pulse to the tape unit. When any writing takes place on the tape unit (from a TAU generated write pulse), the active write circuits develop an echo pulse and send them to TAU. Any echo pulse received by TAU resets the no echo trigger. Late in the write cycle the status of the no echo trigger is sampled. If the no echo trigger is on, the TAU error trigger and a no echo error trigger will be turned on. If the trigger is off, (echo return), no error will be indicated.

3.3.04 Write Compare

In every read during a write operation, skew register A and skew register B are compared against each other. Any uneven comparison will indicate an error by turning on the TAU error trigger. The compare circuit is a group of -AND circuits conditioned by the outputs of both registers.

3.4.00 CLOCKS AND COUNTER

3.4.01 Read Clock

The read clock consists of three binary triggers separated by a 400 milli-micro-second delay line. These three triggers are driven in parallel by a 400 milli-micro-second timing pulse derived from a clamped oscillator and a single shot. The first bit of each character read unclamps the oscillator, allowing drive pulses to feed the clock. The first drive pulse turns on the RC1 trigger, the second drive pulse turns RC1 off and RC2 on, the third turns RC1 on again (RC3 time), the fourth turns off both RC1 and RC2 and turns on RC4, and so on through the cycle. At RC7 time the RC1, RC2 and RC4 triggers are all on. To complete the cycle, another drive pulse is needed to turn off all the clock triggers. Since the first bit line is not active after RC7 (reset

skew register A), the RC4 trigger on output conditions the oscillator to produce the eighth drive pulse. The eighth drive pulse resets the RC1, RC2, and RC4 triggers. The oscillator is then clamped off again and the clock is stopped. Another first bit is needed to start the clock again.

Note: During a read check during a write operation, the RC7 pulse from the read clock actually comes at RC5 time. An active "Write" line conditions the clock during this operation. The reason for this is an added marginal check on the record being read. Each character not completely in the skew registers by RC5 time indicates an error, whereas, on a normal read, the skew registers are not checked until RC7 time.

3.4.02 Write Clock

The write clock consists of four binary triggers separated by a 400 milli-micro-second delay line. The triggers are driven in parallel by a 400 milli-microsecond timing pulse derived from a crystal oscillator. A control trigger (write condition) comes on early in a write operation and gates oscillator pulses to the clock. The clock operates in a binary fashion similar to the read clock (1 on, 2 on, 1 and 2 on, and so on). After the fifteenth drive pulse the WC1, 2, 4, and 8 triggers will be on. The sixteenth drive pulse resets all the triggers to normal, and one cycle is complete. Since write condition is still on, the oscillator continues driving the clock and another write cycle is started. As long as write condition is on, the clock remains in repetitive cycles. The WC8 trigger also conditions the oscillator drive pulses to insure the write clock will complete its cycle when write condition goes off.

3.4.03 Delay Counter

The delay counter consists of ~~nine~~¹⁰ binary triggers separated by delay lines, the first five of which are driven in parallel by a 400 milli-microsecond timing pulse, while the next ~~five~~⁵ are driven in series by the output of the preceding trigger. The counter operates in a binary mode just as the read and write clocks.

The drive pulses to the clock are conditioned from a speed control circuit. This circuit has either a millisecond control output or a microsecond control output. Since the operation of the counter is so varied, each operation needing the delay counter outputs has a control trigger to start the delay counter at the proper time and in the proper mode. Whenever an operation using the delay counter is complete, the control trigger resets the counter in preparation for the next operation.

The frequency of the drive pulses to the counter is determined by either 729 II or IV operation.

4.0.00 INTERNAL OPERATIONS

4.0.01 Figure References

Flow Diagrams

To clarify TAU operation, flow diagrams have been included for write, read, read check, backspace, and rewind. The flow diagrams show the word sequence of the way TAU performs an operation, and in no way show how the operations have been performed. With TAU operating correctly, the flow charts tell the sequence of events TAU uses in completing an operation from beginning to end. The diagrams use a 3-block notation. The oval block is used at the beginning to indicate the operation to be performed. It is also used at the end when the operation is complete. The rectangles indicate the event TAU is performing. The diamond blocks are decision blocks with the outputs labeled. The write-up that follows in this section has a brief explanation of each block of the flow diagram.

Block Diagrams

Included for read, write, error while writing, and backspace are block diagrams for each of the operations. The block diagrams represent all the necessary timings, conditions, and writing lines TAU uses to perform the operation.

Sequence Charts

A timing sequence chart is also included for read, write, backspace and error conditions while writing. The sequence chart shows the timing relationships for existing conditions of an operation during the operating cycle.

4.1.00 BASIC TAU OPERATIONS

4.1.01 Write Operation

To initiate a write operation, the external system must generate a write call and send it to the TAU. The TAU directly controls all tape movement, develops the write pulses, and controls the data flow from the system through TAU to the tape. The complete write operation of TAU is shown in Figures 4.1-1 through 4.1-5. Following is a brief explanation of each block of the flow diagram.

Write Call

This call is a request signal generated within the external system and sent to the TAU to start the operation.

Busy

If the TAU were performing another operation at the time of the request signal, the busy line would be active and prevent the write call from performing its function. If the TAU were idle, however, the write call signal would initiate action in TAU.

W1 - Reset R/W Reg.
 W3 - R.I R/W Reg.
 W5 - Set no echo ZVRC
 W9 - write pulse
 W14 - Sample no echo




FIGURE 4.1-1. WRITE OPERATION




FIGURE 4.1-2. TAU WRITE OPERATION DETAIL




FIGURE 4.1-4. ERROR CONDITIONS WHEN WRITING




FIGURE 4.1-5. ERRORS DURING WRITING

Write Trigger

The write call signal turns on the write trigger in TAU. With the write trigger on, the busy line becomes active and prevents another operation until writing is complete. The write trigger output is sent to the tape unit where it sets the unit in write status. When the tape unit is in write status it returns "sel and write" to the TAU.

Write Delay Trigger (WD)

At the same time the write trigger is turned on, the write delay trigger is also turned on. The write delay trigger controls the starting of the tape and the necessary time delay before the actual writing circuits become active.

Go Trigger

With the write delay trigger on and "sel and write status" active from the tape unit, the go trigger in TAU is turned on. The go trigger output is sent to the tape unit and initiates tape movement.

Millisecond Delay Counter

At the same time the go trigger is turned on, the write delay trigger starts the delay counter. The write delay trigger conditions the counter for millisecond control and the counter starts stepping. The counter drive pulses are determined by the oscillator, selected by either 729 II or IV operation. The reason for the delay is to allow the tape to reach its proper speed before initiating the active write circuits.

Load Point

If the tape unit is at load point when it is selected, the load point trigger in TAU will be on. The load point trigger conditions the write delay counter output.

Delay Counter Output

If the load point trigger is off, the delay counter WD50 pulse will turn on write condition. If the load point trigger is on, the delay counter must count to WD320 before an output is available to turn on write condition. The added delay, if at load point, is necessary to insure that the load point reflective spot is well beyond the R-W head before writing is allowed to take place. In either case the tape is up to speed before write condition is turned on. The same delay pulse used to turn on write condition also resets the write delay trigger and the delay counter.

Write Condition

This trigger is turned on upon completion of the write delay. Write condition has the direct control of the actual writing by controlling the write clock. The flow of data through TAU and the timing relationships for control are originated with the write clock. Write condition allows oscillator drive pulses to start stepping the clock. As long as write condition remains on, the write clock will be in repetitive cycles. When write condition comes on, the write trigger release trigger is turned on. This trigger is used at the end of the write operation to write the check character.

Read Condition

Also upon completion of the write delay, read condition is turned on to read the information being written as a check of the write operation. The read checking operation is covered under the read flow diagram (Figure 4.1-6).

Write Clock

This clock produces basic timing pulses for actual writing. The actual timing of the pulses is listed in Figures 2.1-1 and 2.1-2. All clock outputs are listed with a WC designation; for example, WC1 time, WC5 time, and so on.

Reset R-W Register

At WC1 time of any write clock cycle, the R-W register is reset. This clears out the last character in the R-W register in preparation for setting it to the input data lines for a new character.

Set R-W Register

At WC3 time of the write clock cycle, the input data lines are sampled. All lines that are active are set into corresponding triggers in the R-W register with the WC3 pulse. With data in the R-W register, the output lines to the tape are active.

No Echo Trigger

Unconditionally, at every WC5 time, a no echo trigger is turned on. This trigger is sampled later in the write cycle as an echo check for writing.

Write Pulse

Powered from the clock at WC9 time, the write pulse is sent to the tape unit to initiate the writing action. Since the data lines are already active to the tape (output of R-W register), the arrival of the write pulse causes the character to be written.

R-W Register VRC Sample

Also at WC9 time the R-W register output is sampled for a vertical redundancy check. Whenever data appear in the R-W register, its output, besides being available on the output tape bus, is also sent through a VRC. Depending upon the type of vertical redundancy check called for (odd or even), the VRC error line will be active from the wrong type bit structure. At WC9 time the VRC error line is sampled.

R-W Register VRC

If the VRC error line is active at WC9 time, the R-W register VRC error trigger will be turned on. This trigger only gives a neon indication of the error. In addition to the R-W register VRC trigger being turned on, the TAU error trigger is turned on. The output of the TAU error trigger is available to the external system and is TAU's only method of indicating any write or read error.




FIGURE 4.1-6A. READ AND READ CHECK OPERATION




FIGURE 4.1-6B. READ AND READ CHECK OPERATION




FIGURE 4.1-6C. READ AND READ CHECK OPERATION

Echo

When writing action takes place in the tape unit, the write circuits develop an echo pulse. The echo pulse is immediately sent to TAU. When any echo is received from the tape unit, the no echo trigger is reset. Note: It takes only one echo from the tape to reset the no echo trigger. If the write circuits in the tape unit are not activated for any bits, no echos are developed and the no echo trigger remains on. This check insures that something was written, but does not indicate what.

No Echo Error Sample

At WC14 time, the no echo trigger output is sampled. If the no echo trigger is off, no action takes place. However, if the no echo trigger is on (no echoes from tape), an echo error trigger and the TAU error trigger will be turned on with the WC14 pulse. The echo error trigger is a neon indicating trigger only. The TAU error trigger output is the only error indication to the external system.

Disconnect (Disc) Trigger On

This trigger is turned on by a request from external system control to end the operation. If an end-of-write operation is not requested with disc call, the write operation continues to repeat. The next clock pulse WC1 resets the R-W register and so on through the complete write cycle again.

The write operation continues until the information from the external system is written. To end the write operation, the system must generate a disc call signal and send it to TAU. This signal arrives sometime during the last write character cycle. Upon receiving the disc call, TAU writes a check character, stops the tape, and provides the necessary resets for the write circuits. The disc operation is shown in Figure 4.1-1.

Disc Call

This call is a signal generated within the external system control to end the write operation.

Disc Trigger

This trigger is turned on when the disc call line to TAU is activated.

Disc Trigger On

If the disc trigger is on when the write clock output is at WC14, the write delay disc trigger is turned on (Figure 4.1-1).

Write Delay Disc (WDD)

This trigger is the controlling trigger in TAU that initiates the end-of-write operation. It is turned on at WC14 time of the last character cycle when the TAU disc trigger is on.

Reset Write Condition

Write condition is reset at WC14 also if the WDD trigger is on. When write condition goes off, it blocks further oscillator drive pulses to the write clock. The clock stops with all triggers off.

Microsecond Delay Counter

The WDD trigger starts the delay counter by initiating microsecond control. The oscillator drive pulses are determined by 729 II or IV operation. Figures 2.1-1 and 2.1-2 show the drive pulse for each type operation. The delay counter, while in the microsecond mode, gives the necessary time delay and then causes the check character to be written.

Reset Write Trigger Release

When the delay counter output is WDD60 (refer to Figures 2.1-1 and 2.1-2 for timing), the write trigger release is reset, causing "reset wr trigger" to reset the write triggers in the tape unit. When the write triggers in the tape unit are reset, a check character will be written. All write triggers that were on write a bit when they are reset. The WDD60 pulse also resets the delay counter.

Millisecond Delay Counter

With the WDD trigger on, the write trigger release trigger going off causes millisecond control to condition the delay counter. The delay counter now begins stepping in a millisecond mode. (Refer to Figures 2.1-1 and 2.1-2 for timings.) This delay conditions the tape unit to stop at the proper time and perform the necessary write circuit resets.

Reset WDD and Go Triggers

When the delay counter output reaches WDD17, the go trigger, the WDD trigger, and the delay counter are reset. Because the tape is still reading after the writing has finished (physical location of 2-gap head), the tape is allowed to run to complete the read check. This is the reason for the WDD17 delay. When the go trigger is reset after the delay, the tape starts to stop, but there is still the normal mechanical stop delay which further insures the time necessary to complete the read check operation.

Reset Write Trigger

The complete write operation is not completed until all operations, including the read check, are finished (Figure 4.1-6C). Since the read portion of the write operation is the last to finish, the write trigger remains on to keep the TAU in a busy status. At the completion of the read checking operation, the write trigger is reset and "busy" becomes inactive. The write operation is complete.

4.1.02 Read Operation

To initiate a read operation, the external system must generate a read call signal and send it to the TAU. The TAU controls all tape movements and controls the flow of data from tape through the TAU to the external system. In all operations performed

during a read operation, TAU performs necessary checks for error conditions. The diagrams for reading are Figures 4.1-6, 4.1-7, and 4.1-8. Included in these flow diagrams is the read check during a write operation. Since a normal read and a read check during a write operation are similar in many instances, both have been included. Any deviation from a normal read is represented by a decision block labeled "read check of write operation." The outputs of the decision blocks are correspondingly labeled to cover the individual cases. A brief explanation follows.

Read call

This call is a request signal generated within the external system and used to start the read operation.

Busy

If TAU were performing another operation at the time of receiving the read call, the busy line would be active and prevent any operation on the read call signal until the other operation is completed. If "busy" were inactive, the read call signal would initiate action in TAU.

Read Only Trigger

The read only trigger is turned on with the read call signal. The output of the read only trigger activates the busy line, which prevents any other operation until reading is complete. The read only trigger output is also sent to the tape unit where read status is set. When the tape unit is in read status, it returns "sel and rd" to TAU.

Read Delay Trigger (RD)

At the same time that the read only trigger is turned on, the read delay (RD) trigger is also turned on. The RD trigger controls the starting of tape and necessary delay before the actual reading circuits become active.

Go Trigger

With the RD trigger on and "sel and rd" active from the tape unit, the go trigger in TAU is turned on. The output of the go trigger is sent to the tape unit and starts the tape moving.

Millisecond Delay Counter

At the same time the go trigger is turned on, the read delay trigger starts the delay counter. The RD trigger conditions the counter for millisecond control and the counter starts stepping. The counter drive pulses are determined by the oscillator, selected by either 729 II or IV operation (Figures 2.1-1 and 2.1-2). The reason for the delay is to allow the tape to reach its proper speed before the actual reading circuits become conditioned.

Load Point

If the tape unit is at load point when it is selected, the load point trigger in the TAU is turned on. The load point trigger conditions the delay counter output.






FIGURE 4.1-7. READ OPERATION DETAIL



T = Osc Drive Pulse Freq

FIGURE 4.1-8. READ OPERATION

Delay Counter Output

If the load point trigger is off when the read operation is started, the RD30 output turns on the read condition trigger. If the load point trigger is on at the start of the read operation, the read condition trigger cannot be turned on at RD30, but must wait for the RD160 output of the delay counter. The reason for the longer delay, if at load point, is to insure that the load point reflective spot is away from the R-W head before reading begins. Notice that the delays taken for a read operation are shorter than those of a write operation. The shorter delays when reading are to insure that the read circuits become active soon enough to read the first bit of the written record. If the read and write delays were the same, there will be the chance that the first character when reading might be missed.

Read Condition

Normal Read. This trigger is turned on when the read delay operation is complete. With read condition on, the actual read circuits are conditioned for operation.

Read Check During Writing. This trigger is turned on by the same pulse that turns on write condition. Read condition in this case is limited to its function of conditioning the read circuits.

Gate Final Amplifiers

Read condition activates a read gate line which conditions the final amplifier in TAU. With the read gate conditioning the final amplifier, any data appearing on the input data bus from the tape unit will be amplified and routed to the skew registers.

Condition R-W Register

Normal Read. In a normal read operation, read condition, the read only trigger, and go condition the inputs to the R-W register. Since TAU must make the tape data available to the system, the R-W register must be set to these data.

Read Check During Writing. In a read check operation, the data being read from tape need only to be checked within TAU. In this operation the only data appearing in the R-W register are the data that are being written on tape. These written data are read by the read head and sent to TAU for various checks, and are not gated to the R-W register.

Wait for First Bit

Because of variable starting times between tape units and the shorter read delay, TAU does not know at exactly what time the first character will be read. Once the first bit of a character is read, a timing relationship for that character is established. TAU performs no operations until the first bit of a character is read.

Set Skew Registers A and B

Whenever the read head reads data from the tape, the information is sent from the tape to the final amplifier in the TAU. The final amplifier has two outputs, a high level and a low level. The high level output sets to skew register A and the low level output sets to skew register B.

First Bit

As soon as any trigger in skew register A is set, a first bit line becomes active. The first bit line unclamps the read clock oscillator and allows the read clock to start stepping. A read clock cycle is started.

Sample R-W Register for Vertical Redundancy

Normal Read. In a normal read operation, the R-W register is the data output to the system. The character that is being sent to the system is checked for a vertical redundancy error while in the R-W register at RC3 time of the read clock cycle. The character being checked is the character that was processed through the TAU in the previous read clock cycle. The first character of a record is not in the R-W register at RC3 time of the first clock cycle; therefore, no check is made of the R-W register at this time. During the second read clock cycle, the first character read is in the R-W register and is checked. The second character read is checked in the third read clock cycle and so on through the record. The last normal character of the record is checked during the check character processing cycles. Since the check character never appears in the R-W register, no vertical redundancy check is necessary.

Read Check During Writing. The read clock does not sample the R-W register when reading during a write operation. The data read in this operation never appear in the R-W register. The R-W register in the read during writing operation contains the data to be written on tape. The R-W register is sampled from a write clock pulse.

R-W Register Vertical Redundancy Error

If, in a normal read operation, the R-W register VRC line is active at RC3 time, the R-W register VRC error trigger and the TAU error trigger will be turned on. The R-W VRC error trigger is for neon indication only, while the TAU error trigger is available to the system.

Reset of Read Delay Disc Trigger (RDD)

Each time the read clock runs (except check character) an unconditional reset is applied to the read delay disc trigger at RC4-5 time. This trigger is used to control the read end operation and is always turned on at the end of every normal read character cycle. Normally, the trigger is not on long enough to start the end operation because it is reset at each character time interval with the RC4-5 pulse. The only time the trigger is not reset in the timed interval is when the check character is the next character. In this case the check character time is much longer than normal character time intervals, and the RDD trigger remains on long enough to start the end operation.

Reset R-W Register

Normal Read. In every normal read cycle the R-W register is reset with the RC6 pulse from the read clock. The reset clears out the data from the previous cycle, so the character now in the skew registers can be set into the R-W register.

Read Check During Write. Since the R-W register is used only for the writing operation, the reset from the read clock is blocked during this operation.

Skew Registers

By this time skew registers A and B have the full character setting in them. Before the character can be available to the system, it must first be set into the R-W register.

Skew Register A VRC

Normal Read. At RC7 time of the read clock cycle, skew register A is sampled for a vertical redundancy error. The outputs of the register are immediately available to a VRC. By RC7 time the full character is setting in the register and the VRC will have determined if the bit structure of the character is correct (odd or even depending upon the type check called for). If the character is redundant, the skew register A error line is active. At RC7 time, the line is sampled, and if an error is indicated, the skew register A VRC error trigger will be turned on. In this case the TAU error trigger is not turned on. The only indication of a skew register A VRC is the neon indicating skew register A error trigger. The skew register A error line is used to gate either skew register A (no error) or skew register B (error) to the R-W register and an LRCR.

Read Check During Writing. Because this is a read check of information that was just written, the TAU error trigger is also turned on by a skew register A vertical redundancy error. The skew register A VRC error trigger is also on, giving a neon indication in TAU of the error. The skew register A VRC error line is also used in this operation to gate either skew register A (no error) or skew register B (error) to an LRCR register. The data in the skew registers are not set into the R-W register when doing a read during a write operation.

Set R-W Register

Normal Read. At RC7 time of a normal read clock cycle, the R-W register is set from either skew register A or skew register B. If skew register A shows a vertical redundancy error, the data in skew register B is unconditionally gated to the R-W register. If, however, skew register A shows no vertical redundancy check, the data in skew register A is set into the R-W register at RC7 time. Besides setting the R-W register, the same data is also set into the LRCR register.



Read During Write. If the operation is a read check of the writing operation, the data sets only into the LRCR register and does not appear in the R-W register. The data appearing in the LRCR register is from either skew register A or skew register B, depending upon the skew register A vertical redundancy error condition.

Compare Skew Register A to Skew Register B

Read Check During a Write Operation Only. At RC7 time of the read clock cycle, the output of skew register A is compared to the output of skew register B. If the two registers compare, no error is indicated. If however, the two registers do not compare, the TAU error trigger is turned on at RC7 time. The TAU error trigger activates the error line to the external systems.

Read Delay Disconnect (RDD)

Normal Read. At RC7 time of every normal read operation a read delay disc trigger is turned on. The RDD trigger controls the end of the read operation. With a RDD trigger on, the delay counter starts stepping in microseconds. If the delay counter counts

to the RDD36 output, the operation is set to terminate. Normally, the RDD trigger is reset with the RC4-5 pulse from the next character cycle, and never reaches the RDD36 point because the timing of the individual characters being read is less than the time to count to RDD36. The delay counter can only reach RDD36 when the next character is the check character, because the check character timing is longer than the RDD36 time. Because of this longer check character timing, the read clock does not start until later and the RC4-5 pulse arrives too late to reset the RDD trigger. In this case TAU recognizes the next operation as a check character operation, and sets up delays to process the check character and stop the read operation.

Read Check During Writing. The RDD trigger is not turned on at RC7 time of the read clock cycle. As long as writing is being performed, the RDD turn on is blocked. When writing is complete and write condition and the WDD triggers are both off, the RDD trigger is turned on at RC7 time of the last read clock cycle. Since writing is complete, the only operation then is to complete reading the record. In this case the RDD trigger is turned on to control the end of the read check portion of the operation. Once the RDD trigger is on, it performs as in the normal read operation by stepping the delay counter.

Reset Skew Register A and B. The skew registers are reset in preparation for receiving the next character by an RC7 pulse that has been delayed 400 milli-microseconds. The delay in resetting the skew registers is to allow time for the transfer of data to the R-W register and LRCR, to perform the vertical redundancy check, and compare checks.

Read Clock Stops. The next drive pulse to the read clock resets the RC1, RC2, and RC4 triggers to normal. The read clock is stopped, and another first bit is necessary to start it again.

As long as characters are being read in character spaced time intervals, the read clock cycle operation repeats with every first bit. When all characters of the record have been read, TAU starts operation for check character processing and for stopping the complete operation.

Check Character

At the end of the last read clock cycle the RDD trigger is turned on and starts the delay counter stepping in microseconds. Since the next character is the check character, the time between it and the last character read is longer than the normal character spacing. Because of this longer interval, the RDD delay counter operation counts to RDD36. At this time the check character trigger is turned on. With the check character trigger on, the reset of RDD is blocked. If the check character has bits, causing the read clock to run, the RC4-5 pulse does not reset the RDD trigger.

Reset Go

At the same time the check character trigger is turned on, the go trigger is also reset (RDD36). When go is off, the tape starts stopping. However, the mechanical delay in stopping allows sufficient time for the read operation to be completed.

Deconditioned R-W Register (Normal Read)

With go off, the R-W register can no longer be set from the skew registers. Because the check character is not an integral part of a record, it is not sent out to the external system. However, the check character is placed in the LRCR to complete the checking operation. The R-W register is not used for reading during the read checking operation and will already be deconditioned by the write circuits.

R-W Register VRC (Normal Read)

Normally the R-W register is sampled for a vertical redundancy error with an RC3 pulse from the read clock in the next character cycle. Because this is the last character in the R-W register, TAU does not know if the read clock will run another cycle or not. If the check character has bits, the read clock runs and can sample the R-W register. However, it is possible that the check character can have no bits. In this case the read clock does not run another cycle (no first bit), and the last character is not checked. To avoid this possibility, the RDD36 pulse is used as the sample. If the R-W register VRC error line is active, the R-W register VRC error trigger and the TAU error trigger will be turned on. The TAU error trigger output is active to the system. The R-W register VRC error trigger is only a neon indication of an error in TAU.

In a read check during writing, it is not necessary to sample the R-W register as it is not used in reading.

Check Character

All that remains to be done before the read or write operation can be completed is to process the check character, check the LRCR for error, stop the tape unit, and perform resets to the read-write control circuits. The check character processing varies depending on whether the check character has bits or not. The end results are the same for either case.

If the check character has bits, it sets into the skew registers as does any character. The first bit starts the read clock for one more cycle and the check character is treated throughout the cycle as any other character. Since the check character trigger is on, however, the reset to the RDD trigger is blocked at RC4-5 and the delay counter continues to run. In a normal read operation only, the R-W register is reset at RC6 time, clearing out the last character (last character of record). The check character is in the skew registers by this time. At RC7 time the output of skew register A is sampled for a vertical redundancy error. If the error line is active, the skew register A VRC error trigger will be turned on.

Note: In the above case the vertical redundancy error indication may be misleading. When writing in an odd binary mode, it is possible to have an even check character structure. If this is the condition, the skew register A VRC error trigger comes on indicating an error when the operation is correct. The skew register A VRC error trigger has no effect on the external system, but only turns on an error neon in the TAU panel. When operating in an even redundancy, however, the check character should always be even. When the check character is odd in this case, the error indication is valid.

With the check character in the skew registers, the RC7 pulse from the clock gates either skew register A or skew register B into the LRCR. Skew register A is gated out if there is no skew register A vertical redundancy error, and skew register B is gated out if skew register A has a vertical redundancy error. In a read check during writing, skew register A and skew register B are compared. If they do not compare, the TAU error trigger is turned on.

The RC7 pulse (delayed) resets the skew registers to normal.

The RDD delay counter runs throughout the check character operation. With the RDD128 pulse from the delay counter, read condition is reset. With read condition off, the final amplifiers are deconditioned and will not accept anything through them. At RDD136 the LRCR is sampled for error. By this time the check character has been set into the LRCR and, assuming no error, all triggers should be off. If, however, one or more of the LRCR triggers are on (pick up or drop of bits), the RDD136 pulse will turn on the TAU error trigger.

When the delay counter reaches RDD144, the control circuits in TAU are reset. They are: load point trigger, check character trigger, read only trigger, write trigger, erase trigger, RDD trigger, and the disc trigger. The normal read operation or the write operation is complete.

4.1.03 Backspace

The purpose of a backspace operation is merely to get from the end of record back to the beginning of it. To initiate a backspace operation in TAU, a "backspace call" signal must be sent to the TAU from the external system. No checking is necessary during a backspace and the data being read is not sent out of TAU. A backspace operation is essentially a read operation in a backward direction. It is accomplished by reading characters into the skew register to start the read clock. When the record has been backspaced over, characters are not available in the character spaced time intervals, and TAU sets up circuits to stop the operation when this condition exists. There are three possible conditions the tape unit can be in when the backspace call arrives. The tape unit can be at load point, in read status, or in write status. Each condition will be explained. Figures 4.1-9, 4.1-10, and 4.1-11 are the diagrams of the operation.

Backspace Call


This call is a request signal generated within the external system and sent to TAU to start the backspace operation.

Busy

If TAU is performing a read, write, or another operation, it will not initiate any action with the backspace call signal.

At Load Point

If the selected tape unit is at load point when the backspace call arrives, TAU will not take any action. There are no conditions where it is necessary to backspace over load point.







FIGURE 4.1-10. BACKSPACE DETAIL



T = Drive Pulse Freq

Dotted Lines Represent Conditions of Starting of Backspace Operation when Tape is Already in Read Status.

FIGURE 4.1-11. BACKSPACE OPERATION

Backspace Trigger

With TAU not busy and the selected tape unit not at load point, the backspace call signal turns on the backspace trigger. The backspace trigger controls the operation.

Millisecond Delay Counter

The backspace trigger conditions the delay counter to start stepping in milliseconds. The output of the delay counter conditions the start of the backspace operation.

Tape Unit in Write Status

All tape movement in a backward direction must be done with the tape unit in read status. If the tape unit is in write status, TAU must set it to read status. Because noise is deposited on the tape when changing from write to read status, the tape must first be moved forward before starting the actual backspacing. This is done to insure that noise deposited during the status change is far enough out on the tape to be erased in the next write operation. The write status line from the tape unit conditions the delay counter output for this operation.

Go Trigger On. The delay counter output D0 turns on the go trigger when write status is active.

Tape Moves. The tape starts moving forward.

Reset Go. The tape is moving forward. When the delay counter output is D50, the go trigger is reset and tape stops after the normal mechanical stop delay.

Backward Trigger

When the delay counter output is D96, the backward trigger is turned on. The output of the backward trigger sets the tape unit to read and backward status. If tape is in write status, the status change noise is now far enough out on tape to be erased in the next write operation. If the tape is in read status at the start of the operation, the tape is not moved forward first because there is not any status change noise.

Turn on Go

When the tape unit is in read status, "sel, rdy and rd" is active to TAU. With "sel, rdy and rd" active to TAU, the delay counter output D160 is allowed to turn on the go trigger. Because of the backward status, the tape starts moving backwards. The delay between backward and go is necessary to allow the mechanical transfer to backward status to take place.

Read Condition

When the delay counter output is D192, read condition turns on. With read condition on, the final amplifiers are conditioned to accept information from tape. The R-W register is not used in the backspace operation and will not be conditioned to accept data from the skew registers. Read condition is delayed until D192 to allow tape to reach speed before reading.

First Character Cycle

TAU waits for the first bit. Because of backspacing over a record, the first character read is the check character. When the character is read, it starts setting into skew registers A and B.

First Bit. The first bit output of skew register A starts the read clock for one cycle.

Turn on RDD Trigger. When the read clock output is RC7, the RDD trigger is turned on. The RDD trigger tries to end the operation. However, as long as bits are being read at timed intervals, the RDD trigger will be reset before it can accomplish ending the backspace.

Millisecond Delay Counter. The RDD trigger conditions the delay counter to start stepping in milliseconds. The outputs of the delay counter are the pulses used to reset backspace. As long as the RDD trigger is on, the counter will step.

Reset Skew Registers. The RC7 delayed pulse from the read clock resets the skew registers in preparation for receiving the next character. Only skew register A is used in the backspace operation. No checking is done and no data is transferred while backspacing. The whole operation is controlled by first bits from skew register A. As long as first bits arrive in timed intervals, TAU recognizes that the record is still being read. When the first bit stops for a longer interval of time, the RDD delay counter resets the backspace operation. This happens only when the beginning of the record has been reached. The time from the beginning of a record to the check character of the previous record is very long. TAU recognizes this time difference and resets the backspace operation.

Read Clock Stops. After one cycle the read clock automatically stops. Another first bit is needed to start it for another cycle.

Second to Last Character Cycles (Figure 4.1-9)

Wait for First Bit. At the end of the first character cycle the RDD delay counter was left running. TAU is waiting for another first bit.

Delay Counter Output RDD4. If the RDD delay counter reaches RDD4, TAU resets the backspace operation. The time between characters (including the check character) in any record is always less than the time for the RDD4 output to become active, except when the last character (first character of the record) has just been read. As long as characters are being read, the first bit starts the read clock before the RDD4 pulse is available. An RC4-5 pulse resets the RDD trigger, which stops and resets the delay counter. An RC7 pulse turns on the RDD trigger and starts the delay counter stepping again. The RC7 delayed pulse resets the skew register and then the read clock stops. TAU again is waiting for a first bit and the delay counter is running. After the last character has been read and TAU has completed the read clock cycle for that character, no first bits are available. Since the delay counter was left running, the RDD4 pulse is available to stop the operation.

Reset Read Condition. The RDD4 pulse resets read condition. With read condition off, the final amplifiers are deconditioned and nothing further can set into the skew registers. TAU has recognized that the beginning of the record has been reached.

Reset Go. The delay counter output RDD20 resets the go trigger. Tape stops after the normal mechanical stop delay. Go is allowed to remain on from RDD4 to RDD20 to insure that tape will stop with the write head far enough in front of the record so that the next read or write operation does not miss the first character of the record. *for mod II " " IV*

Reset Backward. The backward trigger is reset with the delay counter RDD64 pulse. When backward goes off, the tape unit is automatically set to forward status. Because of the possibility of buckling the tape when going to forward status with the tape still moving backward, the reset of the backward trigger is delayed until the tape is stopped.

Reset Backspace RDD Trigger and Delay Counter

The RDD112 pulse from the delay counter resets backspace. The reason for the delay between the reset of backward and backspace is to give time for the mechanical action of moving to forward status to take place. As long as backspace is on, "busy" is active, preventing any other operation to TAU. When backspace goes off, TAU is ready for another operation and all mechanical action in the tape unit is finished.

The RDD112 pulse also resets the RDD trigger. When the RDD trigger goes off, it resets the delay counter. All tau control circuits are normal and the backspace is complete.

4.1.04 Tape Mark

generated in 744

A tape mark is a 1-character record with a check character. The tape mark consists of 1, 2, 4, and 8 bits. Because a tape mark is a 1-character record, the check character will have the same bit structure. A tape mark is normally used to indicate the end of a group of records.

Write

To write a tape mark on tape, a "write tape mark call" signal must be received by TAU. If TAU is not busy, the request signal turns on the write tape mark trigger. The write tape mark trigger turns on the write trigger and the disconnect trigger. With the write trigger on, a normal write operation is started (Figure 4.1-1). Because the disconnect trigger is also on, the write operation is limited to one write cycle (Figure 4.1-1). With the write tape mark trigger on, the normal input data lines are deconditioned and the write data gate to the R-W register is conditioned for the 8, 4, 2, and 1 bits. At WC1 time of the write clock the R-W register is reset, and at WC3 time the R-W register is set. Because the 8, 4, 2, and 1 lines are conditioned by the write tape mark trigger, the R-W register sets to them and a tape mark is sent to the tape unit. At WC9 time, the write pulse is sent to the tape unit and the tape mark is written. If the odd redundancy trigger is on, a C-bit will also be written with the 8, 4, 2, and 1 bits. At WC14 time the write delay disc (WDD) trigger is turned on and the operation stops in a normal manner. Because the write operation wrote only one character, the 8, 4, 2, and 1 write triggers are left on in the tape unit. When TAU resets the write triggers in the tape unit to write the check character, the 8, 4, 2, and 1 triggers will reset and write an 8-, 4-, 2-, and 1-bit check character. The C-bit will also be written if an odd redundancy had been called for. All write check circuits are active in the normal manner. When the read check during a write operation is completed, the RDD144 pulse resets the write tape mark trigger.

Read

When a tape mark is read during a read operation, a first character tape mark line becomes active to the system. The recognition of a tape mark in TAU is conditioned by a first character trigger. Whenever read condition is turned on, unconditionally the first character trigger is turned on. At RC7 time of a normal read operation, the first character tape mark line becomes active and conditions the tape mark recognition circuit. If the character in skew register A contains a tape mark at this time, the first character tape mark line becomes available to the system. At RC7 time of the read clock cycle, the first character trigger is reset, deconditioning the tape mark recognition circuit, and the first character tape mark line becomes inactive. The read operation concludes in the normal manner. If the operation is a read check during writing, the tape mark recognition circuit is not conditioned. Even though the first character trigger is turned on, the first character conditioning line to the tape mark recognition circuit is blocked by "sel and write." The only time a tape mark can be recognized by the system is during a normal read operation. The first character trigger is allowed to turn on in either a normal read or a read check during write operation. The first character trigger is useful as a good sync point during the read check during write operation, and for this reason it is allowed to turn on. The first character tape mark line is also active in a backspace operation. The backspace operation where the line is necessary is a backspace file operation. In this operation it is necessary to backspace over groups of records until a tape mark is sensed. In order to prevent the backspace file from completing as in a normal backspace, the operation must be controlled from the external system. By use of the RDD4 interrupt pulse, the system can control the backspace file operation in TAU and also condition the tape mark recognition circuit.

4.1.05 Erase

*2.8.6.4.1.05
Tape
Skip*

The erase trigger in TAU is turned on with an "erase call" signal from an external system. The output of the erase trigger conditions the delay counter for a longer than normal write delay by duplicating the output of the load point trigger. Regardless of where the tape is when a write operation starts, the erase trigger output forces a load point write delay. This allows TAU to skip over a section of tape before writing is allowed to begin. The erase trigger is reset with the RDD144 pulse upon completion of the read check during write operation.

4.1.06 Odd Redundancy

An "odd redundancy call" signal turns on an odd redundancy trigger in TAU. The odd redundancy trigger conditions all VRC's for odd redundancy operation by conditioning the C-bit line. The trigger also allows a C-bit to be written on a write tape mark operation. An even redundancy call resets the trigger off. In this case all VRC's are conditioned for even redundancy operation. The C-bit for a write tape mark operation is deconditioned.

4.1.07 Manual Operation

The CE panel and all manual control circuits are located in the control unit of the external system. To operate TAU 1 manually, the external control unit manually duplicates all request signals to TAU in addition to making available manual input data lines. To operate TAU 2 manually, the external system sends manual request signals to TAU 2 along with manual input data lines.

Operations

All operations in TAU operate in a normal manner except writing, which has one variation. Normally during writing, the write delay trigger and the delay counter are reset when the write delay operation is complete. When TAU is performing a manual write operation, the write delay trigger and the delay counter are prevented from being reset by the manual operations line from the external control unit. Because of this, the delay counter steps in a millisecond mode throughout the operation. The outputs of the delay counter are available to the external control unit for manual timing relationships. The disc call signal from the external control unit resets the write delay trigger and the delay counter in addition to turning on the disc trigger. With the disc trigger on, the write operation completes in a normal manner.

Manual Errors

A manual stop on error line is active from the external control unit during manual operations. If, in any manual operation, the TAU error trigger is turned on, the manual stop on error line will cause an error stop line to keep "busy" active in TAU. With "busy" active from the error condition, no further operation can be performed until the error condition is reset. A manual error reset line is available from the external control unit.

Resets

Also available from the external control unit is a "machine or power on reset" line which, when active, causes all circuits in TAU to be reset to a normal status.

4.2.00 TAU 1 (SLIDING GATE)

In addition to the basic TAU operations, TAU 1 includes circuits for dual density, rewind, and rewind unload operations.

4.2.01 Dual Density

The dual density feature of TAU 1 allows TAU to write and read either the 729 II or IV tape units at a high density rate (556 bits/inch) or a low density rate (200 bits/inch). TAU 1 contains all the circuits necessary for reading and writing at the four distinct frequencies.

To write or read at either density, the external system must send a request signal to TAU. The request signal, either "set hi density," or "set lo density," is received in TAU, powered, and sent to the tape unit. A hi lo density trigger is set in the tape unit with the request signal. The output of the density status trigger is returned to TAU as a high density line. When the line is active (+P), TAU considers it as high density, or if the line is inactive (-P), TAU considers it as low density. The status of the high density line, together with the status of a "sel and rdy M2," picks one of four different oscillators for the read clock operation and one of four other oscillators for the write clock and delay counter microsecond control operation. The timing relationships for 729 II and IV operations at either density are shown in Figures 4.2-1 and 4.2-2. Since the physical speed of the tape units remains the same, millisecond control is not changed for the dual density operation. Millisecond control is conditioned only by 729 II or IV operation.

The hi lo density trigger can also be controlled by a push button on the tape unit, giving the operator a manual control of either density operation. The density status trigger in the tape unit is always reset to high density when power is applied.

Rewind and Rewind Unload

TAU can control a tape unit for two separate rewind operations. One is a normal rewind operation that rewinds the tape back to its load point. The tape is left loaded and will be ready for any further operation. Rewind unload is the second type of rewind that can be initiated by TAU control. The rewind unload is identical to the normal rewind with one exception. While the normal rewind is completed when the tape reaches load point, the rewind unload operation is not completed until the tape reaches load point and is unloaded. Figure 4.1-9 is the flow diagram of both operations.

Normal Rewind

If TAU is busy or the tape unit is at load point when the "rewind call" signal is received from the external system, no action will be initiated. If the tape is not at load point and TAU is not busy, the rewind call signal will turn on the rewind trigger. Since a rewind is tape movement in a backward direction, the tape unit must be in read status. If it is, a rewind control line is sent to the tape unit and initiates the rewind action. As soon as the tape unit is in rewind, it returns the control line, sel and rewind, which resets the rewind trigger. Even though the tape may be rewinding, the TAU operation is completed as soon as the tape unit is in rewind status.

If the unit is in write status when the rewind call is received, TAU must first set the tape unit to read status before the rewind can be initiated. Because of noise deposited on tape when changing from write to read status, the tape is first moved forward in write status before setting read status. With the rewind trigger on in TAU and the "sel and write" line active from the tape unit, TAU starts a millisecond delay counter to control the forward movement of the tape. As in the backspace operation, the delay counter output D-0 turns on the go trigger, starting the tape moving. The tape continues moving until the delay counter output D-50 becomes active and resets go, stopping the tape. The tape has been moved forward and stopped. When the delay counter trigger DC-64 comes on, read status will be set in the tape unit. As soon as the tape unit is in read status, the control line sel and rd from the tape unit allows the output of the rewind trigger to initiate a rewind in the tape unit. As mentioned before, as soon as the tape unit is in rewind status, the rewind trigger and delay counter are reset. The TAU operation is complete.

Rewind Unload

Unconditionally, on receiving the "rewind unload call" signal from an external system, the rewind unload trigger is turned on in the TAU. The rewind unload trigger output duplicates a normal rewind in addition to unloading the tape unit when the rewind is finished. If the tape unit is in read status, the rewind control line becomes active in the tape unit as soon as the rewind unload trigger comes on in the TAU. As soon as the tape unit goes into rewind status, the control line "sel and rewind" is sent to the TAU and resets the rewind unload trigger. If the tape unit is at load point when rewind unload is sent to the tape unit, the tape unit controls will ignore the rewind and simply unload the tape. In either case "sel and rewind" becomes active from the tape unit and resets the rewind unload trigger.

Another condition exists if the tape unit is in write status when the rewind unload signal is received. Until the tape unit is set into read status, the rewind unload control line cannot become active to the tape unit. As in the case of backspace or a normal rewind, the tape must be moved forward before read status can be set. Again, this is because of the status change noise that is deposited on tape when changing from write to read status. To set up the controls for moving tape forward, the rewind unload trigger turns on the rewind trigger. As explained previously, the rewind trigger causes the delay counter to move the tape forward if it is in write status. A delay counter output also sets the tape unit in read status after the tape has moved forward. Once read status is set in the tape unit, the rewind unload control line becomes active to the tape unit and starts the operation. As soon as the tape unit is in rewind status, "set and rewind" from the tape unit resets the rewind unload trigger, the rewind trigger, and the delay counter. The normal "rewind control" line is prevented from becoming active by the rewind unload operation. The rewind trigger in a rewind unload operation is used only to move the tape forward and to set read status.

4.3.00 TAU 2 (SWINGING GATE)

There are two TAU 2's. One is for 729 II operation at either density. The other is for 729 IV operation at either density. Each TAU 2 incorporates all the basic TAU operations previously explained in Section 4.1.00. Besides the dual density operation, each TAU 2 includes a rewind and a rewind unload operation.

4.3.01 Dual Density

Each TAU 2 logically operates in the same manner for dual density operation. The only difference is that one TAU 2 is for 729 II operation and contains a different set of oscillators than the other TAU 2, which is for 729 IV operation. The following explanation includes both 729 II operation and 729 IV operation.

A request signal, either "set hi density" or "set lo density" is generated within an external system control unit and sent to TAU 2. TAU 2 powers the signal and sends it to a tape unit to set the status of a hi lo density trigger. The output of the density status trigger in the tape unit is a high density line. The high density line is returned to TAU 2 to condition the output of one of two oscillators for the read clock, and one of two oscillators for the write clock, and the delay counter microsecond control. When the high density line from the tape unit is active (+P) TAU 2 considers the line as being high density. When the line is not active (-P) TAU 2 considers it as being low density. The timing relationships for both 729 II operation and 729 IV operation at either density are shown in Figures 4.2-1 and 4.2-2.

Since the physical speed of the tape is not changed in dual density operation, the millisecond control oscillator for each TAU 2 remains the same.

The hi lo density trigger in the tape unit is also controlled by a pushbutton on the tape unit, allowing an operator manual control of either density operation. The density status trigger in the tape unit is always reset to high density when power is applied.

4.3.02 Rewind-Rewind Unload

At the writing of this manual, a rewind and a rewind unload operation were to be incorporated in both TAU 2's. However, it is not yet determined if the circuit for "write forward before rewind" will be included. The rewind unload operation may be slightly different than TAU 1.

LOW DENSITY						HIGH DENSITY					
Read Clock		Write Clock		DC Usec Ctrl		Read Clock		Write Clock		DC Usec Ctrl	
				Osc 240 kc						Osc 667 kc	
OSC	240 kc	WC1	4.2 usec	RDD36	150 usec	OSC	667 kc	WC1	1.5 usec	RDD36	54.0 usec
RC1	4.2 usec	WC3	12.6 usec	RDD128	538 usec	RC1	1.5 usec	WC3	4.5 usec	RDD128	192 usec
RC3	12.6 usec	WC9	37.8 usec	RDD136	571 usec	RC3	4.5 usec	WC9	13.5 usec	RDD136	204 usec
RC4	16.8 usec	WC14	58.8 usec	RDD144	605 usec	RC4	6.0 usec	WC14	21.0 usec	RDD144	216 usec
RC3	21.0 usec			WDD60	252 usec	RC5	7.5 usec			WDD60	90 usec
RC6	25.2 usec					RC6	9.0 usec				
RC7	29.4 usec					RC7	10.5 usec				
RC7	29.8 usec					RC7	10.9 usec				
(DLY)						(DLY)					
DC Ms CTRL ; OSC 6.7 kc											
DC		RDC		RDD		WD		WDD			
D50	7.5 ms	RD30	4.5 ms	RDD4	0.6 ms	WD50	7.5 ms	WDD17	2.55ms		
D96	14.4 ms	RD160	24.0 ms	RDD20	3.0 ms	WD58	8.7 ms				
D160	24.0 ms			RDD64	9.6 ms	WD80	12.0 ms				
BKSD 190	28.5 ms			RDD96	14.4 ms	WD320	48.0 ms				
				RDD112	16.8 ms						

FIGURE 4.2-1. HIGH-LOW DENSITY TIMING RELATIONSHIP, 729 II

LOW DENSITY						HIGH DENSITY					
Read Clock		Write Clock		DC Usec Ctrl		Read Clock		Write Clock		DC Usec Ctrl	
				Osc 360 kc						Osc 1 meg	
OSC	360.0 kc	WC1	2.8 usec	RDD36	100 usec	OSC	1.0 meg	WC1	1 usec	RDD36	36 usec
RC1	2.8 usec	WC3	8.4 usec	RDD128	358 usec	RC1	1.0 usec	WC3	3 usec	RDD128	128 usec
RC3	8.4 usec	WC9	25.2 usec	RDD136	380 usec	RC3	3.0 usec	WC9	9 usec	RDD136	136 usec
RC4	11.2 usec	WC14	39.0 usec	RDD144	403 usec	RC4	4.0 usec	WC14	14 usec	RDD144	144 usec
RC5	14.0 usec			WDD60	168 usec	RC5	5.0 usec			WDD60	60 usec
RC6	16.8 usec					RC6	6.0 usec				
RC7	19.6 usec					RC7	7.0 usec				
RC7	20.0 usec					RC7	7.4 usec				
(DLY)						(DLY)					
DC Ms CTRL; OSC 10 kc											
DC		RD		RDD		WD		WDD			
D50	5.0 ms	RD30	3.0 ms	RDD4	0.4 ms	WD50	5.0 ms	WDD17	1.7 ms		
D96	9.6 ms	RD160	16.0 ms	RDD20	2.0 ms	WD58	5.8 ms				
D160	16.0 ms			RDD64	6.4 ms	WD80	8.0 ms				
BKSP190	19.0 ms			RDD96	9.6 ms	WD320	32.0 ms				
				RDD112	11.2 ms						

FIGURE 4.2-2. HIGH-LOW DENSITY TIMING RELATIONSHIP, 729 IV

TAU

7/26/60

TAU in 7604

1 Sync Gate B panel 1, 2, & 4

2 Syncs Gate D

TAU Controls

7604

1. Selects Tape drive

1. Read

2. write

3. erase

4. Backspace

5. Rewind

6. Unload - Rewind

7. Error Checks

8. Wr. TM

9. Tape ind

10. Read Check - Write Compare

TAU handles

1. Tape Motion

2. info Handling

3. Timing pulses

4. Error chks

Write Clock

4 Stage^{Mod} Binary Counter

40 Ballons

Count 15

16 pulses turn all off.

Model II

Low Hi

240 Kc

667 Kc

Model TV

Low Hi

360 Kc

1 meg.


1 pulse 4.24 sec.

$$4.24 \text{ sec} \times 16 \text{ pulses} = 67.2$$

$$67.2 \times 200 = 13,44 \text{ ms}$$

$$44 \times .075 \text{ "/sec} = 1.008 \text{ inches}$$


when clock is started it is free running




Clock used for info Handling

Clock Times pulses on TAPE ~~are~~ but Mechanically bit Spacing MAY VARY


Write Operation



R/w head .3" apart
 on write operation info on Read bus is delayed from time it is written



Read



Registers in Tau & Errors

7/27/60

1. Read Reg. A

- a. VRC - does not turn on TAU Error tgr.
- b. read
- c. write
- d.

2. Read Reg. B

- d. Reg. A "Not Equal to B" Compare error

3. R/w Reg.

- a. VRC
- c. VRC

4. LRCK

- a. ON/OFF if VRC error in R/w Reg.
- b. could be "ON" with No VRC

5. No Echo tgr.

- c. turned off by any write echo pulse. - turns on tau trigger

6. TAU Error trigger


- a. "ON" if VRC error in Read ~~Reg~~/write reg.
- b. "ON" with LRCK error
- c. "ON" with VRC error on write
- d. "ON" Compare error

Read Clock

4. Stages 1 2 4 8 go to RC 11 then reset clock.
4. Osc.

Starts with 1st Bit in Read. Reg. A

Clamped down when Not reading



Model II Low density
Clock duration
4.2 usec.
11 Steps
46.2 usec cycle.

Read Clock starting variable because bits MAY VARY ON TAPE

Delay Counter

2 Osc. MS

II

6.7 Kc

IV

10 Kc

} Tape Motion

6 Oscillators in delay counter remember

10 Stages DC 1 - 512

Count 1023, 1024 pulses = 1 cycle

used in All TAPE motion delays

delay


U Sec Osc - use 2 of the write clock Osc.

use Usec Osc when in tape motion

1. Osc. can be stopped anywhere.
2. " " " Reset "

Osc. Drive


729 II
240 Kc osc
Low density
4 sec. mode




729 II
667 Kc osc
Hr density
4 sec. mode





729 IV
L.D.
360 Kc osc
4 sec mode




729 II
6.7 Kc osc
M Sec mode





729 IV
10 Kc osc
M Sec mode




Drive pulses



Delay Counter



delay Counter usage during write 7/29/60



write clock - turn on by write condition
" " turn off " " "

do by Counter


↑

Now Read only operation

u sec

Read,

Read clock - started by 1st Bit in Read Reg A
clock gates info.



- ① ³⁶ turn on ch chan. typ.
- ② drop 60
- ③ Data line gate } gate ch

Review Questions

1. At what time does R₀7 come up on a Rd ck

Op. 10.30.1

2. Read Clock

3. Delay counter 2C16 & DC 22 30.42.1

4. Churna level of complex 40.10.1

and Read gate

5. Read Condition only drop of 90 40.33.1

Backspace

no Error checking on Backspace

MS Delay

1. wr delay 50

(a) L.P. delay 768

2. Rd delay Rd 30

(a) L.P. delay Rd 160

3. WDD 20 drop "Go"

4. RDD

RDD4, reset Rd cond. on B.S

RDD20. " Go

RDD64 " BKwd trig.

RDD96 turns on BKwd trig on B.S. at beg.

RDD112 turns off " " " " at End.

Usec Delays

1. wr. WDD 60 wr checker.

2. Rd. RDD 36 turns on checker
trig.
RDD128 Reset Rd cond.

RDD136 Sample LROR

RDD144. Reset Rd. trig.

60.10.1

2F

Shorted to + P level

a, F

b. f.

1 c T



— 4 —

60.10.1

44

shorted to -p.

41 F

(b.) T

CF

d.) F

2) F.

40.60, 1

2f skated to + N/

(a) F

(b) F

(c) F

(D) F

14

FF

(F) F

(6.) F

Ch Char. would be allowed requires Sew A & TARE on Rd only

Busy would stay up.

4- A-B shorted to (-p) A1.30.51.1

3A. on tape write

? a. fail to reset WD by & CTR not at L.P.

b. L.P.

? c. L.P. or not at L.P.

d. wd. trig will reset but ctr will not

5. 20.20.1 Blk 3I

pin G shorted - G
tape write

1. fail to wr tape

2. wr clock fail to run cont.

3. wr " only to turn on & trig

4. Clock fails to reset to zero on end of op.

5. Clock will not start

6- 60.20.1 5G

input F open or - or

a. tape will fail to stop after wr of.

b. no writing on tape

c. rd clock will not run

d. 3 error cond. assoc. with Rd. will be on

